 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| up8805p 1 up08805p-ds-f0000, jan, 2015 www.upi-semi.com ultra low noise, fast response, high psrr 700m ?? ?? ? low dropout linear regulator ? ? ? ? ? cellular and cordless phones ? ? ? ? ? bluetooth portable radios and accessaries ? ? ? ? ? battery-powered equipment ? ? ? ? ? laptop, palmtops, notebook computers ? ? ? ? ? hand-held instruments ? ? ? ? ? pcmcia cards ? ? ? ? ? portable information appliances ? ? ? ? ? wide input voltage range from 2.4 to 5.5v ? ? ? ? ? ultra low dropout voltage: 180mv @ 300ma ? ? ? ? ? high power supply rejection ratio ? ? ? ? ? 70db at 1khz ? ? ? ? ? 40db at 100khz ? ? ? ? ? ultra low output noise voltage 100uv (rms) ? ? ? ? ? ultra fast response in line/load transient ? ? ? ? ? stable with 1uf ceramic output capacitor ? ? ? ? ? low ground current: 70ua ? ? ? ? ? low shutdown current: < 1ua ? ? ? ? ? foldback output current limit ? ? ? ? ? high output accuracy ? ? ? ? ? 1.5% initial accuracy ? ? ? ? ? adjustable output voltage from 0.8v to (v in - dropout voltage) ? ? ? ? ? over-temperature protection ? ? ? ? ? rohs compliant and halogen free the up8805p is an ultra low noise, fast response, high power supply rejection ratio (psrr) low dropout regulator specifically designed to continuously deliver up to 500ma output current. designed with a p-channel mosfet series pass transistor, the up8805p yields extremely low dropout voltage (e.g. 180mv at 300ma, 300mv at 500ma) and maintains very low ground current. the up8805p does not require a bypass capacitor, hence achieving the smallest pcb area. this device reduces output voltage noise to 100uv (rms) and improves psrr to 40db at 100khz. the up8805p is designed and optimized to work with low- value, low-cost ceramic capacitors. only a 1uf ceramic output capacitor is required for stable operation for any load conditions. other features include foldback overcurrent protection, quick soft start, and overtemperature protection. the up8805p is available in adjustable voltage from 0.8v to 3.3v with 0.1v per step. the device comes in sot23 - 5l and tsot23-5l packages. general description applications features ordering information rebmunredr oe gakca pg nikrampo tk ramer 00-5amp5088pu l5-32tos 00p1b ss u04/am033:emittratstfos/pco 00-5amq5088p u0 0q1b ss u057/am033:emittratstfos/pco 00-5amr5088p u0 0r1b ss m3/am033:emittratstfos/pco 00-5tmq5088p ul 5-32tos t0 0q86 ns u057/am033:emittratstfos/pco note: (1) please check the sample/production availability with upi representatives. (2) upi products are compatible with the current ipc/jedec j-std-020 requirement. they are halogen-free, rohs compliant and 100% matte tin (sn) plating that are suitable for use in snpb or pb-free soldering processes. upi confidential
up8805p 2 up08805p-ds-f0000, jan, 2015 www.upi-semi.com o ne ma nn oitcnufnip 1n e .tupnielbane t nerructnecseiuqehtgnicuder,fforotalugerehtsnrutv4.0wolebnipsihtgnillup .noitarepolamronrofv2.1nahtrehgeihnipsihtllup.eulavgnitarepostifonoitcarfaot 2d ng .dnuorg 3n iv .egatlovtupni s eilppustahtrotsisnartssaplanretniehtfoecrruosehtotstcennocnipsiht e htecalp.roticapaccimarecfu1muminimahtiwdngotnivssapyb.niptuptuoehtottnerruc .ecivedehtotelbissopsaesolcsayllacisyhproticapacgnilpuoced 4t uov .egatlovtuptuo fu1muminimahtiwnipsihtssapyb.ecivedehtfotuptuorewopsinipsiht .roticapaccimarec 5b f .kcabdeefegatlovtuptuo dngotnipsihtotegatlovtuptuomorfredividegatlovatcennoc t es.egatlovecnereferv8.0lanretniotdetalugersiegatlovnipbfeht.egatlovtuptuotesot .)v(1r/)2r+1r(x8.0=tuovotgnidroccaegatlovtuptuoeht functional pin description fb vout en vin gnd enable disable v in v out r1 r2 gnd fb vin en 1 2 4 5 3 (t)sot23-5l vout pin configuration & typical application circuit upi confidential up8805p 3 up08805p-ds-f0000, jan, 2015 www.upi-semi.com functional block diagram current limt power on reset band gap thermal shutdown mosfet driver vin vout gnd en error amp. 0.8v v ref fb upi confidential up8805p 4 up08805p-ds-f0000, jan, 2015 www.upi-semi.com definitions some important terminologies for ldo are specified below. dropout voltage the input/output voltage differential at which the regulator output no longer maintains regulation against further reductions in input voltage. measured when the output drops 2% below its nominal value, dropout voltage is affected by junction temperature, load current and minimum input supply requirements. line regulation the change in output voltage for a change in input voltage. the measurement is made under conditions of low dissipation or by using pulse techniques such that average chip temperature is not significantly affected. load regulation the change in output voltage for a change in load current at constant chip temperature. the measurement is made under conditions of low dissipation or by using pulse techniques such that average chip temperature is not significantly affected. maximum power dissipation the maximum total device dissipation for which the regulator will operate within specifications. quiescent bias current current which is used to operate the regulator chip and is not delivered to the load. the quiescent current i q is defined as the supply current used by the regulator itself that does not pass into the load. it typically includes all bias currents required by the ldo and any drive current for the pass transistor. the up8805p is an ultra low noise, fast response, high power supply rejection ratio (psrr) low dropout regulator specifically designed to continuously deliver up to 500ma output current for space-limited applications. designed with a p-channel mosfet series pass transistor, the up8805p yields extremely low dropout voltage (e.g. 90mv at 150ma, 180mv at 300ma, and 300mv at 500ma) and maintain very low ground current. the up8805p does not require a bypass capacitor, hence achieving the smallest pcb area. this device reduces output voltage noise to 100uv (rms) and improves psrr to 40db at 100khz. the up8805p is designed and optimized to work with low-value, low-cost ceramic capacitors. only a 1uf ceramic output capacitor is required for stable operation for any load conditions. other features include foldback overcurrent protection, quick soft start, and overtemperature protection. the up8805p is available in adjustable output voltages from 0.8v to 4.5v. as shown in the functional block diagram , the up8805p consists of a bandgap for reference voltage, error amplifier, p-channel mosfet pass transistor and internal feedback voltage divider. the 0.8v bandgap reference voltage is connected to the inverting input of error amplifier. the error amplifier compares this reference voltage with the feedback voltage and amplifies the difference. if the feedback voltage is lower than the reference voltage, the pass-transistor gate is pulled low. this allows more current to pass to the output and increases the output voltage. if the feedback voltage is too high, the pass transistor gate is pulled high, allowing less current to pass to the output. the output voltage is fed back through an internal resistor voltage-divider connected to the vout pin. additional blocks include a current limiter, thermal sensor, and shutdown logic. supply input power on reset the input voltage supplies current to the output voltage and supplies current for control circuit. the input voltage is monitored for power on reset (por) to ensure the regulator is not enabled until the input voltage is high enough for normal operation. the por threshold level is typical 2.1v at v in rising. enable/shutdown the up8805p features an active-high enable pin that allows the regulator to be disabled. forcing the enable pin lower than 0.4v shuts down the regulator and reduces its quiescent current less than 1ua. the voltage reference, error amplifier, gate-driver circuit and pass transistor are disabled in the shutdown state. forcing the enable pin higher than 1.2v enables the output voltage (once the input voltage is higher than its por threshold level). if the enable function is not needed in a specific application, it may be tied to vin to keep the regulator in an always on state. the enable pin uses cmos technology and cannot be left floating, as this may cause an indeterminate state on the output. current limit and short-circuit protection the up8805p includes a current limiter that monitors and controls the gate voltage of pass transistor to limit the output current to 500ma typically. a short circuit protector monitors the output voltage and asserts output short circuit if v out is lower than 40% of v nom . the current limiting level is functional description upi confidential up8805p 5 up08805p-ds-f0000, jan, 2015 www.upi-semi.com functional description reduced to 100ma and over temperature threshold level is lowered to 100 o c when output short circuit occurs. this limits the junction temperature to a safe level and allows the output to be shorted to ground for an indefinite duration without damaging the device. the output voltage is rebuilt after short circuit is removed. over temperature protection the over temperature protection limits total power dissipation in the up8805p when the junction temperature exceeds t j = 150 o c, the thermal sensor signal the shutdowns logic, turning off the pass transistor and allows the device to cool down. the thermal sensor turns on the pass transistor again after the device?s junction temperature drops by 30 o c, resulting in a pulsed output during continuous thermal-overload conditions. the over temperature protection is designed to protect the device in the event of a fault condition. for continual operation, the junction temperature should not exceed the recommended temperature of t j = 125 o c for maximum reliability. upi confidential up8805p 6 up08805p-ds-f0000, jan, 2015 www.upi-semi.com (note 1) power input voltage v in , en pin dc ------------------------------------------------------------------------------------------------------------------------------- ----- -0.3v to +6.5v < 200ns ---------------------------------------------------------------------------------------------------------------------------- -0.3v to +7.0v other pins --------------------------------------------------------------------------------------------------------------------------- -0.3v to (v in + 0.3v) storage temperature range ---------------------------------------------------------------------------------------------------------- -65 o c to +150 o c junction temperature ------------------------------------------------------------------------------------------------------------------------------- ----- 150 o c lead temperature (soldering, 10 sec) ------------------------------------------------------------------------------------------------------------ 260 o c esd rating (note 2) hbm (human body mode) --------------------------------------------------------------------------------------------------------------------- 2kv mm (machine mode) ------------------------------------------------------------------------------------------------------------ ----------------- 200v package thermal resistance (note 3) sot23 - 5l ja -------------------------------------------------------------------------------------------------------------------------- 2 50 o c/w sot23 - 5l jc -------------------------------------------------------------------------------------------------------------------------- 14 0 o c/w tsot23 - 5l ja ------------------------------------------------------------------------------------------------------------------------ 250 o c/w tsot23 - 5l jc ------------------------------------------------------------------------------------------------------------------------ 100 o c/w power dissipation, p d @ t a = 25 o c sot23 - 5l ------------------------------------------------------------------------------------------------------------------------------------------ 0.4w tsot23 - 5l ---------------------------------------------------------------------------------------------------------------------------------------- 0.4w (note 4) operating junction temperature range ------------------------------------------------------------------------------------------- -40 o c to +125 o c operating ambient temperature range ------------------------------------------------------------------------------------------- -40 o c to +85 o c supply input voltage, v in --------------------------------------------------------------------------------------------------------------- +2.5v to +5. 5v retemara pl obmy ss noitidnoctse tn i mp y tx a ms tinu egatlovtupniylppus egatlovtupniylppu sv ni 4. 2- -5 . 5v dlohserhtro pv htrop 8. 11 . 24 . 2v siseretsyhro pv syhrop - -5 3. 0- -v tnerructnecseiu qi q v ne i,v5= tuo am0 =- -5 95 3 1a u tnerrucnwodtuh si ndhs v ne v0 =- -1 . 01a u egatlovkcabdeef egatlovecnerefe rv bf 887. 08 . 02 18. 0v egatlovtuptuo ycaruccaegatlovtuptu ov tuo v ni v= mon i;v0.1+ tuo =a m 15 .1 -- -5 . 1v % mon noitalugereniltuptuo ? v )enil(tuo v up8805p 9 up08805p-ds-f0000, jan, 2015 www.upi-semi.com 0 20 40 60 80 100 120 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 vout = vref vout = 3.3v 0 100 200 300 400 500 3 3.5 4 4.5 5 5.5 6 6.5 7 300 400 500 600 700 800 900 1000 -40 -20 0 20 40 60 80 100 120 0.5 0.6 0.7 0.8 0.9 1.0 -40 -20 0 20 40 60 80 100 120 140 en = l en = h 60 65 70 75 80 85 90 -40 -20 0 20 40 60 80 100 120 140 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 -40-20 0 20406080100120140 shutdowm current vs. temperature temperature ( o c) shutdowm current (ua) typical operation characteristics on resistance vs. temperature temperature ( o c) v in = 3v on resistance (m ? ) quiescent current vs. temperature temperature ( o c) quiescent current (ua) quiescent current vs. input voltage input voltage (v) v out = 3.3v quiescent current (ua) enable/ disable vs. temperature temperature ( o c) enable/ disable (v) pull low resistance vs. input voltage input voltage (v) en = 0v, v out = 1v, pull low resistance at v out pin pull low resistance ( ? ) upi confidential up8805p 10 up08805p-ds-f0000, jan, 2015 www.upi-semi.com 0.00 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 0.45 0.0 0.1 0.2 0.3 0.4 0.5 0.6 25 o c 125 o c 75 o c -40 o c 0v 1v 2v 1.5v 0.5v 0a 0.1a 0.2a 0.3a 0.4a 0.5a 2.5v 3v 0 200 400 600 800 1000 1200 1400 1600 1.9 2.1 2.3 2.5 2.7 2.9 3.1 0.4 0.5 0.6 0.7 0.8 0.9 1.0 3.03.54.04.55.05.56.06.57.0 disable enable enable/ disable vs. input voltage input voltage (v) enable/ disable threshold (v) -0.05 -0.02 0.01 0.04 0.07 0.10 0.13 33.544.555.566.57 output voltage line regulation input voltage (v) v out = 3.3v output voltage variation (%) typical operation characteristics on resistance vs. input voltage input voltage (v) v out = 3.3v, i out = 400ma on resistance (m ? ) dropout voltage vs. output current output current (a) dropout voltage (v) current limit output current (a) output voltage (v) upi confidential up8805p 11 up08805p-ds-f0000, jan, 2015 www.upi-semi.com the up8805p is specially designed to provide low-noise, high psrr output voltage without a bypassing capacitor on its reference voltage. however, input and output capacitor should be well considered for optimal performance. input capacitors the up8805p requires well-decoupled supply input for optimal performance. a minimum 1uf capacitor is required from-input-to-ground to provide stability. input capacitors greater than 1uf offer superior input line transient response and will assist in maximizing the highest possible power supply ripple rejection ratio (psrr). ceramic, tantalum, or aluminum electrolytic capacitors may be selected for cin. there is no specific capacitor esr requirement for cin. however, l ow-esr ceramic capacitors provide optimal performance at a minimum of space and are highly recommended due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources such as batteries in portable devices . additional high frequency capacitors, such as small-valued npo dielectric type capacitors, help filter out high-frequency noise and are good design practice in any rf-based circuit. place the capacitors physically as close as possible to the device with wide and direct pcb traces. output capacitors and stability for proper load voltage regulation and operational stability, a capacitor is required between vout and gnd pins. the up8805p is designed and optimized to work with low-value, low-cost ceramic capacitors in space saving and performance consideration. typical output capacitor values for maximum output current conditions are more than 1uf. larger capacitors are recommended for applications expecting low output noise and optimum power supply ripple rejection characteristics. place the capacitors physically as close as possible to the device with wide and direct pcb traces. x7r/x5r dielectric-type ceramic capacitors are recommended because of their temperature performance. x7r type capacitors loss capacitance by 15% over their operating temperature rand and are the most stable type of ceramic capacitors. z5u or y5v dielectric capacitors loss their capacitance by 50% and 60% respectively over their operating temperature ranges. if y5v or z5u capacitors are used as output capacitors, the capacitance must be much higher than that of x7r capacitors to ensure the same minimum capacitance over the operating temperature range. esr of output capacitors should be well considered to ensure stable operation of the device. high esr capacitors may cause high frequency oscillation. no load stability the up8805p is designed to maintain output voltage regulation and stability under operational no load conditions. this is important characteristic for cmos ram keep-alive applications where the output current may drop to zero. application information upi confidential up8805p 12 up08805p-ds-f0000, jan, 2015 www.upi-semi.com package information sot23 - 5l note 1.package outline unit description: bsc: basic. represents theoretical exact dimension or dimension target min: minimum dimension specified. max: maximum dimension specified. ref: reference. represents dimension for reference use only. this value is not a device specification. typ. typical. provided as a general value. this value is not a device specification. 2.dimensions in millimeters. 3.drawing not to scale. 4.these dimensions do not include mold flash or protrusions. mold flash or protrusions shall not exceed 0.15mm. 0.30 - 0.50 2.80 - 3.00 2.60 - 3.00 1.90 bsc 0.00 - 0.15 0.95 bsc 1.50 - 1.70 0.08 - 0.22 0.30 - 0.60 1.45 m a x upi confidential up8805p 13 up08805p-ds-f0000, jan, 2015 www.upi-semi.com package information tsot23 - 5l note 1.package outline unit description: bsc: basic. represents theoretical exact dimension or dimension target min: minimum dimension specified. max: maximum dimension specified. ref: reference. represents dimension for reference use only. this value is not a device specification. typ. typical. provided as a general value. this value is not a device specification. 2.dimensions in millimeters. 3.drawing not to scale. 4.these dimensions do not include mold flash or protrusions. mold flash or protrusions shall not exceed 0.15mm. 1.90 bsc 0.00 - 0.10 0.08 - 0.25 0.30 - 0.60 1.10 max 0.30 - 0.51 2.80 - 3.02 2.60 - 3.00 0.95 bsc 1.50 - 1.70 upi confidential up8805p 14 up08805p-ds-f0000, jan, 2015 www.upi-semi.com important notice upi and its subsidiaries reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. upi products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment. however, no responsibility is assumed by upi or its subsidiaries for its use or application of any product or circuit; nor for any infringements of patents or other rights of third parties which may result from its use or application, including but not limited to any consequential or incidental damages. no upi components are designed, intended or authorized for use in military, aerospace, automotive applications nor in systems for surgical implantation or life-sustaining. no license is granted by implication or otherwise under any patent or patent rights of upi or its subsidiaries. copyright ( c ) 2015, upi semiconductor corp. upi semiconductor corp. headquarter 9f.,no.5, taiyuan 1st st. zhubei city, hsinchu taiwan, r.o.c. tel : 886.3.560.1666 fax : 886.3.560.1888 upi semiconductor corp. sales branch office 12f-5, no. 408, ruiguang rd. neihu district, taipei taiwan, r.o.c. tel : 886.2.8751.2062 fax : 886.2.8751.5064 upi confidential |
Price & Availability of UP8805PMA5-00
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |